Номер в каталоге : PCA9517
Function : Level translating I2C-bus repeater
Производитель : NXP Semiconductors.
The PCA9517 is a CMOS integrated circuit that provides level shifting between low
voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications.
While retaining all the operating modes and features of the I2C-bus system during the
level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for
both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using
the PCA9517 enables the system designer to isolate two halves of a bus for both voltage
and capacitance. The SDA and SCL pins are over voltage tolerant and are high-impedance when the PCA9517 is unpowered.
The 2.7 V to 5.5 V bus B-side drivers behave much like the drivers on the PCA9515A
device, while the adjustable voltage bus A-side drivers drive more current and eliminate
the static offset voltage. This results in a LOW on the B-side translating into a nearly 0 V
LOW on the A-side which accommodates smaller voltage swings of lower voltage logic.
The static offset design of the B-side PCA9517 I/O drivers prevent them from being
connected to another device that has rise time accelerator including the PCA9510,
PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517 (B-side),
or PCA9518. The A-side of two or more PCA9517s can be connected together, however,
to allow a star topography with the A-side on the common bus, and the A-side can be
connected directly to any other buffer with static or dynamic offset voltage. Multiple
PCA9517s can be connected in series, A-side to B-side, with no build-up in offset voltage
with only time of flight delays to consider.
2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of
Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
Footprint and functional replacement for PCA9515/15A
I2C-bus and SMBus compatible
Active HIGH repeater enable input
Lock-up free operation
Supports arbitration and clock stretching across the repeater
Accommodates Standard mode and Fast mode I2
C-bus devices and multiple masters
Powered-off high-impedance I2C-bus pins
A-side operating supply voltage range of 0.9 V to 5.5 V
B-side operating supply voltage range of 2.7 V to 5.5 V
5 V tolerant I2C-bus and enable pins
0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be
less than 400 kHz because of the delays added by the repeater).
ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per
JESD22-A115, and 1000 V CDM per JESD22-C101
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
Packages offered: SO8 and TSSOP8
даташит PDF Download
Другие с той же файл данные :